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New deposition techniques for amorphous oxide semiconductors compatible with silicon back end 
of line manufacturing are needed for 3D monolithic integration of thin-film electronics. Here, three 
atomic layer deposition (ALD) processes are compared for the fabrication of amorphous zinc-tin-
oxide (ZTO) channels in bottom-gate, top-contact n-channel transistors. As-deposited ZTO films, 
made by ALD at 150-200 C, exhibit semiconducting, enhancement-mode behavior with electron 
mobility as high as 13 cm2V-1s-1, due to a low density of oxygen-related defects. ZTO deposited at 
200 ºC using a hybrid thermal-plasma ALD process with an optimal tin composition of 21%, post-
annealed at 400 ºC, shows excellent performance with a record high mobility of 22.1 cm2V-1s-1 and a 
subthreshold slope of 0.29 V dec-1. Increasing the deposition temperature and performing post-
deposition anneals at 300 ºC to 500 ºC lead to an increased density of the x-ray amorphous ZTO film, 
improving its electrical properties. By optimizing the ZTO active layer thickness and using a high-k 
gate insulator (ALD Al2O3), the transistor switching voltage is lowered, enabling electrical 
compatibility with silicon ICs. This work opens the possibility of monolithic integration of ALD ZTO-
based thin-film electronics with silicon integrated circuits or onto large-area flexible substrates. 
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1. Introduction 
Transparent amorphous oxide semiconductors (TAOSs) are gaining traction in thin-film transistor 
(TFT) applications because the overlap of metal ns orbitals allows for superior electron transport in 
TAOS films compared to amorphous-Si and organic semiconductors.[1] The high optical transparency, 
amorphous morphology, and large-area process capability of TAOS films have led to their 
commercial application in display backplanes.[2,3] One of the most important future applications of 
TAOS is back end of line (BEOL) 3D monolithic integration on top of silicon complementary metal 
oxide semiconductor integrated circuits (CMOS ICs).[4] However, this application requires a 
temperature budget of less than ~450 ºC,[5] an electron mobility of greater than 20 cm2V-1s-1, 
normally-off enhancement-mode behavior, and switching voltages (the difference between the 
threshold voltage and turn-on voltage) of a few volts or less to provide sufficient current drive and 
supply-voltage compatibility with CMOS ICs. Indium-gallium-zinc-oxide (IGZO) is one of the most 
extensively researched TAOS and has been manufactured commercially.[6] Zinc-tin-oxide (ZTO) is an 
attractive alternative to IGZO because it consists of the earth-abundant elements zinc and tin, 
instead of comparatively scarce and costly indium and gallium.[7]  
ZTO can be deposited using solution processing[8] or vacuum-based processes like pulsed laser 
deposition (PLD),[9] sputtering,[10–12] and atomic layer deposition (ALD).[13,14] In this study, ALD – a 
self-limiting, vapor-phase deposition method – is used as a low-temperature process that allows 
precise control of semiconductor film interfaces, stoichiometry, and thickness.[15,16] Binary metal 
oxides (e.g., ZnO) are grown by ALD by exposing the substrate surface to a metal precursor that 
reacts with surface functional groups, followed by an oxidizing step such as oxygen plasma, water, 
hydrogen peroxide, or ozone to incorporate oxygen and react with the metal precursor ligands. By 
repeating this process in a cyclic manner, the thickness of the film can be controlled with sub-nm 
precision. Ternary oxides can also be deposited using ALD by combining two binary processes into a 
supercycle.[17–19] A supercycle combines and repeats the different binary ALD processes to deposit a 
multi-component film with the desired composition, as shown in Figure 1a. 
Previous reports on high-performance TFTs with a-IGZO,[20,21] IZTO,[22,23] or IGZTO[24] channel 
materials deposited by ALD showed field-effect mobilities as high as 74 cm2V-1s-1, 26.8 cm
2V-1s-1, and 
46.7 cm2V-1s-1 respectively, but contained scarce and costly indium and required a more complex 
quaternary or quinary alloy process. There have been several reports of indium-free ternary ZTO 
deposited by ALD,[25–32] but only two previous studies have described thin-film transistors made 
using ALD ZTO.[13,14] These studies used H2O2 as the oxidant, resulting in as-deposited films that are 
highly conductive (always on).[13] The authors found that post-deposition anneals at 350 ºC, or 
above, and low tin content were necessary to achieve transistors with on/off ratios of > 109 or field-
effect mobility > 11 cm2V-1s-1.[13,14] The observed transition from conducting to semiconducting 
behavior was attributed to a decrease in oxygen vacancies that occurs upon annealing.[13]  
In this study, to achieve as-deposited semiconducting films with low oxygen vacancy concentrations, 
three ALD process are investigated. The first ZTO ALD process uses H2O as the oxidant with thermal 
ALD processes for both metal precursors. The second process, which yields higher mobility films, 
uses an H2O oxidant for the zinc-related steps and oxygen plasma for the tin-related steps within 
each supercycle. The third approach uses oxygen plasma for both zinc and tin precursor oxidation 
 
This article is protected by copyright. All rights reserved. 3 
steps. Hereafter, these are referred to as the “thermal,” “hybrid,” and “plasma” ALD ZTO process, 
respectively. For all three approaches, as-deposited films show semiconducting behavior, with the 
hybrid process achieving a record-high field-effect electron mobility for an ALD ZTO process of 
> 22 cm2V-1s-1.  
In addition, prior work on ALD ZTO TFTs has been limited to the use of thermal SiO2 as the 
gate insulator, which is not compatible with BEOL integration nor with flexible substrates. Here, to 
obtain switching voltages sufficiently low to be electrically compatible with CMOS ICs, a thin ZTO 
layer (<10 nm) and a high-k ALD-deposited Al2O3 is used as a bottom gate insulator. The ALD ZTO 
processes demonstrated here, with temperatures < 450 ºC, enable future use in BEOL and other 
applications requiring large-area monolithic integration of thin-film electronics. 
2. Results and Discussion 
2.1. ALD Growth of Zinc Tin Oxide 
The ZTO ALD processes in this study use diethylzinc (DEZ) and tetrakis(dimethylamino)tin (TDMASn) 
as precursors. The tin cycle fraction, fSn, characterizes the ternary ZTO deposition process. Here, fSn is 
defined as the percentage of the total metal precursor steps within one supercycle that use the tin 
precursor. In ALD ZTO, the tin composition is usually lower than the tin cycle fraction because the 
SnOx cycles deposit fewer atoms than the ZnO cycles.
[25,27,28,30,32] Also, the composition and cycle 
fraction are not linearly related, and the net ternary growth-per-cycle (GPC) is reduced compared to 
its binary constituents because ZnO typically has a reduced GPC when deposited after a SnOx cycle. 
This effect has been attributed to suppression of ZnO nucleation and growth on SnOx surfaces.
[28,30,31]  
One strategy to overcome the suppressed growth of one ALD material on another is to use a 
nanolaminate approach, where fSn is controlled by the relative thickness of each binary oxide 
discrete layer, which may be subsequently annealed to drive interdiffusion.[19,33] However, in ternary 
ALD ZTO processes, this approach can cause the formation of discrete ZnO and SnOx inclusions.
[30] 
Therefore, to minimize the suppression of ZnO growth and achieve a well-mixed amorphous and 
homogeneous film, a tailored supercycle strategy was developed that minimized the sequential 
pulsing of a single cation precursor.[34] Specifically, all of the supercycles are composed of sub-
supercycles consisting of low numbers of ZnO to SnOx cycles, i.e. 1:1 (fSn of 50%), 1:2 (fSn of 33%), or 
2:1 (fSn of 66%). The approach is illustrated schematically in Figure 1a. Using this method, we aim to 
achieve atomic-level intermixing resulting in a solid solution of amorphous ZTO.  
The resulting ZTO thin films were analyzed using ellipsometry, X-ray photoelectron spectroscopy 
(XPS), grazing incidence X-ray diffraction (GIXRD), and X-ray reflectivity (XRR). The thickness values of 
all ZTO films analyzed in this paper are reported in Table S1. After removing adventitious surface 
carbon, the films are free of carbon impurities within the XPS detection limit of ~0.1 at. % (Figure 
S1). Compositional analysis of XPS data is used to analyze the tin composition, cSn, in the bulk of the 
thin film as a function of fSn. The tin composition was varied from 20% to 40% by varying the fSn from 
45% to 67%, as this range yields optimal semiconductor properties for solution-processed, 
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sputtered, and ALD ZTO.[14,35,36] The results for films deposited at 150 ºC using the thermal ALD 
process can be found in Figure 1b, and compared to the rule of mixtures given by Equation 1:[27] 
     
     
     
     
     
     
     
     
     
     
        
    
, (1) 
where the density of SnO2 is SnO2, = 6.85 g cm
-3, ZnO s the density of ZnO, 5.6 g cm
-3, MSnO2is the 
molar mass of SnO2, 150.7 g mol
-1, MZnO = 81.4 g mol
-1 is the molar mass of ZnO,[37] and the measured 
GPC of zinc oxide, rZnO, and tin oxide, rSnO2, deposited by thermal ALD at 150 ºC is 0.6 Å cycle
-1 and 
1.6 Å cycle-1, respectively. The n values are the number of binary cycles within one supercycle. Figure 
1b shows that the ALD ZTO processes used here do not strictly follow the rule of mixtures, which is 
in agreement with previous studies.[27,32] Nonetheless, the supercycle design approach used here 
allows for precise tuning of the film composition, and yields ZTO ternary alloy amorphous oxide films 
with cSn values across the range of interest for active electronic devices. 
To verify the amorphous phase of the films, GIXRD patterns for as-deposited ZTO with various 
compositions are shown in Figure 2a. Films with cSn = 18% and 21% (fSn = 33% and 45%, respectively) 
are x-ray amorphous, showing only a single broad peak centered around 2 of 35º. This broad peak, 
which has been observed in other works on amorphous or mostly amorphous ZTO,[29,38] 
encompasses the hexagonal wurtzite ZnO peaks at 2 = 31.8º (100), 34.4º (002), and 36.3º (101).[39] 
Note, ZTO films that appear x-ray amorphous may still have small (< 10 nm) crystallites in an 
amorphous matrix, due to the large diffraction volume sampled by GIXRD.[29] Films with higher zinc 
content (cSn = 14%, fSn = 25%) show this broad peak in addition to multiple distinct crystalline peaks, 
indicating the formation of larger nanocrystallites. Figure 2b shows the GIXRD patterns for the cSn = 
21% film deposited at 200 ºC before and after post-deposition annealing. Both the as-deposited and 
500 ºC-annealed films are amorphous. This result is expected because the crystallization 
temperature of ZTO is typically > 600 ºC,[38,40] much higher than that of binary ZnO or SnO2. These 
results indicate the success of the sub-supercycle approach to ensure atomic-level intermixing of 
zinc and tin within an amorphous metal oxide matrix, as long as cSn is greater than 14%. 
2.2. Electrical Properties of ALD ZTO Thin-Film Transistors 
To achieve high-mobility semiconducting ALD ZTO films, the optimal tin composition was 
determined. Thermal ALD ZTO films were deposited at 150 ºC with various tin compositions, 
followed by a 500 ºC anneal in air. For comparison, ZnO (cSn = 0%) films were made using a binary 
thermal ALD process and annealed in an identical manner. Bottom gate, top contact transistors were 
fabricated (Figure 3a). Transfer curves are shown in Figure 3b and Figure S2. For ZTO films, the field-
effect mobility, µFE, is maximum for a tin composition of 21%. Lower mobility values are observed in 
ZTO films with lower or higher tin fractions (Figure 3c), in agreement with prior results using other 
ZTO deposition methods.[35,36] The observed mobility roll off at low tin fractions is likely due to the 
formation of ZnO nanocrystallites, consistent with the XRD observations in Figure 2a.[8] While binary 
ZnO has reasonably high mobility, the mobility of ZnO TFTs has a larger device-to-device variation 
and a larger subthreshold slope (SS) of 2.15 V dec-1 compared to the ZTO SS of 0.57 V dec-1 for 
cSn = 21%.  
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To study the impact of the oxidizing species in the ALD process, the thermal and hybrid ALD 
processes were used to deposit ZTO at 150 ºC with fSn = 45%. Transistor behavior was evaluated for 
as-deposited film. Transfer curves and effective mobility are shown in Figure 4 and Figure S3, and 
extracted device parameters are reported in Table 1. For both ALD processes, TFTs made with as-
deposited ZTO films exhibit semiconductor field-effect behavior. Both as-deposited ALD ZTO devices 
operate in enhancement mode with turn-on voltages, VON, above 0 V. In contrast, a prior report of 
as-deposited ALD ZTO TFTs made with H2O2 as an oxidant showed conducting behavior with no 
observable field-effect,[13] similar to previous results on ALD SnOx,
[41] due to a high concentration of 
oxygen vacancies. The extracted electron mobility achieved in as-deposited hybrid ALD films is 
2.19 cm2V-1s-1, whereas the thermal process yields a much lower electron mobility of 
9.90  10-4 cm2V-1s-1. Nonetheless, ALD ZTO TFTs made with as-deposited hybrid films deposited at 
150 C exhibit a large positive turn-on voltage, a kink in sub-threshold ID, and a large SS (Figure 4b). 
These TFT features indicate that the ZTO active layer has a large number of defects or trap states.[42] 
The physical origin of these states, and the reasons for the improved behavior of the hybrid process, 
are discussed below. 
To improve the electrical properties of the films, post-deposition anneals were performed on the 
ZTO layer before applying metal contacts. For both thermal and hybrid ALD films, anneals at 300 ºC, 
400 ºC, or 500 ºC increase the field-effect mobility, decrease the sub-threshold slope, and shift the 
VON value toward zero volts. The higher the annealing temperature, the greater the improvements 
(Figure 4c and Table 1). For thermal ALD ZTO, the mobility dramatically increases from 
9.90  10-4 cm2V-1s-1 for as-deposited films to 5.44 cm2V-1s-1 after a 500 ºC anneal. TFTs made using 
hybrid ALD ZTO annealed at 500 ºC exhibits a mobility of 15.5 cm2V-1s-1, which is greater than any 
previously-reported value for ALD ZTO (Table S2). After a 500 ºC anneal, both thermal and hybrid 
ALD ZTO TFTs show a turn-on voltage and hysteresis of < 1 V, with sub-threshold slopes of 0.57 and 
0.29 V dec-1, respectively. Sub-threshold slopes above the Boltzmann limit (60 mV dec-1 at room 
temperature) are known to be caused by charge traps at or near the dielectric-semiconductor 
interface.[43] The more rapid turn-on with increased anneal temperature thus reflects a reduction in 
interface charge trap density. 
To further improve the as-deposited performance of the ALD ZTO films, the deposition temperature 
was increased to 200 °C. The TFT transfer curves are shown in Figure 5. Table 1 shows the extracted 
transistor parameters. The hybrid ALD process at 200 °C results in excellent as-deposited film 
properties: a mobility of 13.8 cm2V-1s-1 and sub-threshold slopes of 0.43 V dec-1. In contrast, ZTO 
deposited using the thermal ALD process decreases by ~10  to 9.56  10-5 cm2V-1s-1 when deposition 
temperature is increased from 150 °C to 200 °C. Both thermal and hybrid ALD ZTO deposited at 
200 °C show improvement after post-deposition annealing. The best TFT performance, with a 
mobility of 22.0 cm2V-1s-1 and a sub-threshold slope of 0.28 V dec-1, is observed for the hybrid 200 ºC 
process followed by a 500 ºC anneal.  
It should be noted that the TFTs made with a ZTO deposition temperature of 200 ºC and a 400 ºC 
post-deposition anneal show nearly identical behavior to the devices made with films annealed at 
500 ºC (Figure 5 and Table 1). This result indicates the technological compatibility of ALD ZTO with 
monolithic integration on silicon CMOS at the BEOL, which typically has a thermal budget of 
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<450 ºC.[5] If an even lower temperature budget is required, for example, for integration on flexible 
substrates, as-deposited films made with the hybrid ALD process at 200 °C can be used. 
For comparison with the hybrid and thermal processes, additional ZTO films were made 
using an all-plasma ALD process at 200 C with fSn = 45%. The resulting TFT curves are shown in 
Figure S4. The effective mobility of the as-deposited and 500 C annealed plasma ALD ZTO films are 
13.4 cm2V-1s-1 and 22.7 cm2V-1s-1, respectively. These mobility values are nearly identical to those of 
the hybrid ALD ZTO process (Table 1). However, the as-deposited plasma ALD ZTO TFT I-V curve 
shows an early turn-on near -14 V, indicating the presence of a conduction path with low mobility, 
possibly created by oxygen plasma damage within the film.[44] Similar behavior has been observed 
following the plasma treatment of ZTO films.[44,45] The increased mobility and shift of the turn-on 
voltage to near zero following post-deposition annealing indicates that this damage is recovered 
during annealing.[44] Nonetheless, even after annealing, the plasma ALD ZTO films have a SS of 0.36, 
between the values obtained for the thermal and hybrid process, and ∆VC of 1.03, larger than the 
hysteresis of either other processes. The larger sub-threshold slope and hysteresis may be due to 
traps in the film or at its interfaces that cannot be resolved by annealing..
[46] The hybrid process 
clearly offers the best as-deposited and annealed TFT performance. 
In summary, a dramatic improvement in ZTO electrical properties observed with 1) post-deposition 
annealing; 2) an increase of the deposition temperature from 150 ºC to 200 ºC; and 3) the use of the 
hybrid process instead of pure thermal or plasma-enhanced ALD processes. To develop a 
mechanistic understanding of the chemical and structural origins of these improvements, XRD, XPS, 
and XRR measurements were performed.  
Improvements resulting from post-deposition annealing of ALD ZTO have been attributed to a 
change in the local atomic arrangement within the channel layer in a previous work.[14] However, in 
this study, XRD analysis shows that both the thermal ALD and hybrid ALD ZTO films remain 
amorphous after a 500 ºC anneal (Figure 2b and Figure S5e). Therefore, no phase change is 
occurring during the post-deposition anneal. XPS depth profiling indicates that the bulk Zn and Sn 
concentrations are highly uniform through the bulk of the film, and the cSn values are comparable for 
the thermal and hybrid 200 ºC processes, both before and after post-deposition annealing (Figure 
6a). Thus, the observed increases in mobility cannot be attributed to a change in phase or bulk 
stoichiometry.  
Another mechanism that has been previously proposed for ALD ZTO is that annealing decreases the 
concentration of oxygen vacancy defects.[13] Therefore, to quantify the oxygen-related states, the 
oxygen O 1s XPS peak was measured for several films after Ar sputtering of the surface to remove 
adventitious carbon. The O 1s peak was deconvoluted into three components: (1) metal-oxide 
bonding (M-O) at 530.1  0.1 eV; (2) oxygen-deficient regions (VO), at 531.1  0.1 eV; and (3) 
hydroxyls (M-OH), at 532.1  0.2 eV.[47–50] These peak locations are indicated by vertical dotted lines 
and the Gaussian fits are plotted in Figure 6b and Figure S1b,c,d,e. Table S3 lists the atomic 
percentages of each oxygen component. For all films, the oxygen vacancy concentrations are 
between 3.7 and 5.4%, and do not change significantly after annealing; they remain constant within 
±1.2 %. Thus, a reduction in oxygen vacancies cannot explain the drastic increase in mobility of the 
annealed thermal ALD ZTO films.  
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The hydroxyl concentration in the films is much higher in the as-deposited 150 C thermal films 
compared to the 200 C as-deposited films (Table S3). We attribute this difference to a more 
complete dehydrogenation of surface functional groups during the ligand-exchange reactions at 
elevated deposition temperatures.[51] Electrically, the as-deposited 150 C thermal ALD films 
exhibited large VON, comparatively low mobility and large hysteresis, but these undesired features 
are eliminated or reduced after 500 ºC (Figure S6 and Table 1). The reason for the improvement is 
clear: the post-deposition anneal causes a decrease in the hydroxyl concentration in the films, and a 
corresponding increase in the M-O concentration (Table S3). As shown in a previous report on 
solution-processed ZTO,[52] hydroxyls contribute defect states that act as electron traps. By post-
deposition annealing, the M-OH concentration in the ALD ZTO films is reduced and TFT behavior 
improves.  
However, as shown in Table S3, a decrease in M-OH concentration cannot explain the higher 
mobility observed for hybrid 200 ºC ALD ZTO films compared to those deposited using a thermal 
process. Therefore, an additional factor must be contributing to this dependence of mobility on the 
oxidizing species in the ALD process. Prior work on sputtered ZTO showed that mobility increased 
upon the densification of the film.[53] To assess film density, XRR was performed on several ALD ZTO 
samples (Figure 2c, Figure S5, and Table S4). The XRR spectra show that after annealing at 500 ºC, 
the 200 ºC thermal ALD ZTO film density increases from 5.1 g cm-3 to 5.9 g cm-3. Ellipsometry 
confirms the XRR results, showing that the thermal ALD ZTO film decreases in thickness from 9.9 nm 
to 8.8 nm thick upon 500 ºC annealing (Table S1). Similarly, annealing at 500 ºC increases the density 
of the thermal ALD ZTO film that was deposited at 150 ºC from 5.0 g cm-3 to 5.7 g cm-3. Clearly, 
increasing the ALD deposition temperature and/or adding a post-deposition anneal both induce an 
increase in film density that correlates with the observed increase in electron mobility.  
In fact, for all films characterized, the ZTO film density correlates positively with mobility, r(7)=.894, 
p=.00116, while the sub-threshold slope correlates negatively with density, r(7)=.745, p=.021 (Figure 
S7). These correlations indicate that densifying the ZTO film not only improves electron transport 
within the active layer, but also reduces the density of interfacial states at the gate insulator-
semiconductor interface, improving the switching properties of the TFT. 
Film densification can also be used to explain the differences in electrical properties observed 
between the thermal and plasma-enhanced ALD ZTO processes (Table 1 and Table S2). For ZTO films 
deposited at 200 ºC, the density is significantly lower in thermal processes compared to plasma 
enhanced ALD processes (further details in Table S4). These results are consistent with previous 
reports of plasma-enhanced ALD of silicon nitride films, where plasma exposure during growth lead 
to an increase in film density.[54] Thus the excellent behavior of as-deposited hybrid ALD ZTO TFTs, 
compared to thermal ALD with the same deposition and anneal temperatures, can be attributed to 
the denser amorphous films achieved using the hybrid ALD process. 
Previous work on ALD ZTO TFTs has been limited to the use of gate insulators that consist of 
≥ 100 nm of thermally-grown SiO2.
[13,14] Devices driven with SiO2 are limited by low oxide capacitance 
due to the low dielectric constant of SiO2, and thermally-grown SiO2 is incompatible with monolithic 




[58] can increase the oxide capacitance, resulting in higher on-current, 
smaller operating voltages, and compatibility with BEOL integration.  
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To compare the effects of the gate insulator material, thermal ALD ZTO TFTs were fabricated using 
either SiO2 or Al2O3 as the gate insulator. The ZTO film had a tin composition of 21%, was deposited 
at 150 ºC, annealed at 500 ºC, and the thickness was measured to be ~22 nm. Transfer curves are 
shown in Figure 7a, and Table S5 shows the extracted electrical parameters. The increased 
capacitive coupling of ~30 nm Al2O3 yields a peak mobility of 5.39 cm
2V-1s-1, very similar to the 
maximum mobility of 5.44 cm2V-1s-1 for ZTO on SiO2. However, the peak mobility occurs at a much 
lower voltage for devices made using Al2O3.  
Furthermore, the use of Al2O3 reduces the switching voltage, Vswitch. Vswitch is defined as the 
difference between the threshold voltage, extracted for the linear regime, and the turn-on voltage. 
By using an Al2O3 gate insulator instead of SiO2, Vswitch is reduced from 6.84 V to 2.06 V, respectively 
(Table S5). In addition, the Al2O3-ZTO TFTs exhibit a much steeper subthreshold slope of 0.23 V dec
-1. 
As predicted, the fast turn-on of the Al2O3-ZTO TFTs decreases their switching voltage, thereby 
enabling their future electrical integration with BEOL Si CMOS, which runs at supply voltages of a few 
volts. In the future, ZTO and Al2O3 deposition processes can occur in situ, i.e., within the same ALD 
vacuum environment, which should further improve the switching and turn-on properties of the 
devices.[59] In addition to improving the switching and turn-on properties of the devices, optimizing 
substrate preparation and the insulator deposition process may improve field-effect mobility to 
more closely rival quaternary indium-containing ALD TFTs.[60] 
Prior work, using different deposition techniques or semiconductor oxides, has shown that active-
layer thickness must be optimized to obtain good TFT stability[61] and enhancement mode 
behavior.[62] To investigate the effect of ZTO layer thickness on TFT behavior, three identical devices 
were fabricated using 5, 9, and 13 nm ZTO films deposited using the thermal ALD process at 200 ºC 
with post-deposition annealing at 500 ºC. Transfer curves and plots of effective mobility are shown 
in Figure 7b with extracted device parameters tabulated in Table S6. For this ALD recipe, all devices 
have enhancement-mode behavior. Both the 9 and 13 nm thick films have a mobility > 17 cm2V-1s-1. 
However, the mobility decreases for the 5-nm thick device. All three films have a similar GPC (Figure 
S8) and refractive index (Table S6). This indicates that nucleation-limited growth likely does not 
explain the reduced mobility of the 5-nm thick device. Instead, the reduced mobility could possibly 
be attributed to the increased influence of carrier scattering at the top surface.[63]  
Interestingly, for some of the ALD ZTO recipes used, device performance degrades for thicker films. 
TFT behavior for thermal ALD ZTO deposited with fSn = 50% at 130 ºC and annealed at 500 ºC is 
shown in Figure S9. The ~50 nm film exhibits a significantly reduced mobility, increased SS, and more 
negative turn-on voltage compared to ~15-nm films made using the same process. Similar trends 
with channel thickness have been reported previously for amorphous silicon, IGZO, and ZnO TFTs, 
and may be associated with surface depletion layers or other back-channel effects, or, in some 
cases, to vertical gradients in semiconductor film trap densities.[63] Therefore, the thickness of the 
high mobility ZTO film should be optimized alongside the gate dielectric process to obtain the best 
TFT properties. Based on previous results on solution-processed ZTO,[64] TFTs fabricated with ALD 
ZTO are expected to benefit from O3-based ALD Al2O3 back channel passivation to minimize 
threshold voltage shifts due to bias stress.[65] This could be a fruitful area for future work.  
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3. Conclusion 
In conclusion, an ALD supercycle approach to deposit high quality amorphous zinc tin oxide films was 
demonstrated. Three different deposition processes were studied: H2O-based thermal, hybrid 
H2O/O2 plasma, and all-plasma. All processes yield as-deposited semiconducting films, due to a low 
concentration of oxygen vacancies, with enhancement-mode behavior and electron mobility as high 
as 13.8 cm2V-1s-1. For all processes, increasing the ALD deposition temperature and the post-
deposition annealing temperature improves the ZTO electrical properties, due to film densification. 
The best performance was seen for hybrid ALD ZTO films with cSn = 21% deposited at 200 ºC and 
annealed at 500 ºC with µFE = 22.0 cm
2V-1s-1 and SS = 0.28 V dec-1. The better behavior of hybrid 
thermal/plasma ALD ZTO films compared to those deposited by thermal ALD or all-plasma ALD is 
attributed to the densification of the film and reduction of hydroxyl states, while avoiding the 
plasma damage that may come from an all-plasma process. Moreover, nearly the same performance 
was observed when the hybrid ALD film was annealed at 400 ºC: µFE = 22.1 cm
2V-1s-1 and SS = 0.29 
V dec-1. This indicates the compatibility of these ALD processes with the thermal budget at the silicon 
CMOS back-end-of-line. Finally, by using an ALD Al2O3 gate insulator and choosing an optimal ZTO 
film thickness of 9 to 13 nm, transistors with rapid turn-on and low switching voltage were obtained, 
enabling supply voltage compatibility with silicon ICs. The results shown here pave the way for 
future monolithic integration of multi-functional ZTO electronics on top of silicon CMOS or onto 
large-area flexible substrates. 
4. Experimental Section  
ZTO ALD Process: ZTO deposited using the H2O-based thermal process was grown using a 
custom-built, flow-type thermal ALD tool.[66] Films deposited using the hybrid and plasma processes 
were grown using a Veeco Fiji G2 flow-type ALD tool. Binary ZnO and SnOx cycles were repeated to 
generate ternary ZTO films with a desired thickness and tin cycle fraction. For all binary ZnO and 
SnOx cycles, diethylzinc (DEZ; thermal: Sigma Aldrich, St. Louis, MO, 52 wt. % Zn basis; 
plasma/hybrid: Strem Chemicals, Inc., Newbury, MA, 95%) and tetrakis(dimethylamino)tin (TDMASn; 
thermal: Strem Chemical, Inc., Newburyport, MA, 99%; plasma/hybrid: Strem Chemicals, Inc., 
Newbury, MA, 99%) were used, respectively. For thermal ALD processes, deionized H2O was used as 
the oxidant. For the hybrid process, SnOx cycles were oxidized with 300 W O2 plasma while ZnO 
cycles were performed with thermal H2O. The all-plasma process used 300 W O2 plasma. Ultra-high 
purity Ar (GGI International, LLC, Washington, PA, 99.999%) was used as the carrier gas with a flow 
rate of 10 sccm during pulses and purges during the H2O-based thermal process. The ZTO ALD films 
were deposited with a substrate temperature set to 150 ºC or 200 ºC. Pulse length saturation curves 
for H2O-based thermal process DEZ and TDMASn binaries, shown in Figure S10, were obtained by 
measuring film thickness by spectroscopic ellipsometry. More specific details about the ALD process 
can be found in Table S7. 
 Device Fabrication: Heavily doped n+ silicon was used as the gate electrode for all TFTs. For 
devices with a SiO2 gate insulator, 100 nm thermal oxide was grown on the silicon substrates. For the 
devices with Al2O3 gate insulator, approximately 30 nm of Al2O3 was deposited using 
trimethylaluminum (TMA; Strem Chemical, Inc., Newburyport, MA, 99%) and an O2 plasma-based 
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ALD process at 150 ºC in an Oxford OpAL ALD system. The ZTO was deposited as described above 
and patterned by wet etching for device isolation. The films were then annealed at 300 °C, 400 °C, or 
500 °C on a hotplate in a custom-built moisture-controlled glovebox flowing compressed air with 
humidity < 20 % RH.[52] After annealing, approximately 100 nm of molybdenum was deposited by 
sputtering and patterned by lift-off for source/drain ohmic contacts.  
Materials Characterization: Ellipsometry (J. A. Woollam M-2000) was performed to measure the 
thickness of the ALD thin films on Si (100) substrates, using a Cauchy model (wavelength range: 400 
– 1600 nm) and can be found in Table S1. GIXRD (Rigaku Smartlab X-ray Diffractometer) was used at 
a grazing incidence of 1º, to reduce the signal of Si (100) substrate and amplify the signal from the 
thin film, to analyze the crystallinity of the ZTO films for 2 from 20º to 70º. XPS was performed 
using a Kratos Axis Ultra XPS, with a monochromatic Al source (10 mA, 12 kV) and a pass energy of 
20 eV and step size of 0.1 eV on a spot size of 700 µm by 300 µm. For all scans, a charge neutralizer 
was used. The XPS curves were analyzed with CasaXPS software. To account for charge 
compensation, the C 1s peak at 284.5 eV was used to calibrate the energies. Each peak was analyzed 
using Gaussian-Lorentzian curves with a full-width half max less than two and a linear background. 
To analyze ZTO film composition, the area under the Zn 2p3/2 (near 1021.8 eV), Sn 3d5/2 (near 486.2 
eV), and O 1s XPS peaks was integrated. The relative sensitivity factors used here were 3.726, 4.725, 
0.780, and 0.278 for Zn 2p3/2, Sn 3d5/2, O 1s, and C 1s, respectively. For depth profiling, Ar sputtering 
was used with an energy of 1 kV and extractor current of 100 µA with measurements taken every 
50 s. XRR (Rigaku Smartlab) was used to measure film density. Data was taken from 0° to 5° 2 using 
Cu-target x-ray generator, SC-70 (scintillation counter) detector, 44 mA and 40 kV with 10 mm length 
limiting slit. Scan step size was set to 0.01° and the speed was set to 0.4° min-1. Pre-optical and 
sample alignment were performed before measuring. XRR data was analyzed using GlobalFit 2 
Rigaku software version 2.0.10.0.  
Electrical Measurements: A Keysight B1505A power device analyzer was used to take electrical 
measurements in the dark at room temperature. All data were taken with 3 PLC integration, with 
continuous voltage sweeps. I-V curves were taken first in the forward direction, by sweeping VGS 
negative to positive, and then immediately following in the reverse direction, sweeping VGS positive 
to negative. For ID-VGS curves, three curves were measured consecutively, and the third 
measurement is reported here. Because 100-nm thick thermal SiO2 was used for the gate, the gate 
current is below 100 pA for all TFT measurements shown here (Figure S4). The field-effect mobility, 
µFE, is extracted using the equation µFE = (dID/dVGS)L(WCoxVDS)
-1 where W, L, µ, and Cox refer to the 
channel width, channel length, electron mobility, and oxide capacitance, respectively and dID/dVGS is 
the slope of the ID-VGS curve in the linear region.
[52] The mobility was extracted using a gate voltage 
range of 27 V < VGS < 30 V with VDS =1 V for all transistors, unless otherwise specified. The saturation 
mobility for a given VGS-VT is anticipated to be similar to the linear mobility extracted from the same 
VGS-VT (Figure S11). Unless otherwise specified, device parameters and I-V curves are shown for VDS = 
1 V. Positive drain current is shown in all I-V plots; data points which seem to be below the co-
ordinate axis or appear missing indicate current flowing out of the drain (ID < 0). Note that the noise 
floor of the measurement setup is several pA. Hysteresis, ∆VC, is defined as the difference in the 
value of VGS at which ID=100 nA for forward and reverse sweeps. Sub-threshold slope, SS, is the 
inverse of the logarithmic rate of device current turn-on, in units of Volts per decade of current. The 
turn-on voltage, VON, is defined as the value of VGS where SS is minimum.  
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Figure 1. a) Schematic representation of a ZTO ALD supercycle. The supercycle is composed of sub-
supercycles with fSn = 50%, 33%, and/or 66%, shown left to right. These sub-supercycles can be 
combined in any order and repeated as needed within the supercycle to obtain the desired fSn for 
the final ZTO film. b) Tin composition, cSn, obtained from XPS taken after 200 s sputtering, as a 
function of tin cycle fraction, fSn, for ZTO films deposited at 150 ºC using the thermal ALD process. 




Figure 2. GIXRD patterns of thermal ALD ZTO: a) as-deposited at 150 ºC with various tin composition; 
and b) deposited at 200 ºC with 21% tin composition, showing curves for as-deposited film and film 
annealed at 500 ºC. ZnO peak positions (JCPDS No. 36-1451) are shown at the bottom. c) Normalized 
XRR of films in (b). The open symbols are measured data and the lines indicate fit. All films were 
deposited using the thermal ALD process. 
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Figure 3. a) Top: Schematic illustration of a TFT and bottom: top-down microscope image of a 
fabricated device. b) Transfer curves of films deposited at 150 ºC using the thermal ALD ternary ZTO 
and binary ZnO processes and annealed at 500 ºC. All TFTs have W/L of 10 and VDS = 1 V. The legend 
indicates the tin composition obtained by XPS. c) Field effect mobility as a function of tin 
composition, extracted from the transfer curves shown in (b) and Figure S2. Error bars indicate 





Figure 4. a,b) Transfer curves of ALD ZTO TFTs deposited at 150 ºC with fSn = 45% versus post-
deposition anneal temperature for: a) ZTO deposited using the thermal ALD process; and b) ZTO 
deposited using the hybrid ALD process. c) Field effect mobility as a function of anneal temperature, 
extracted from the transfer curves shown in (a) and (b). Error bars indicate standard deviation from 
measurements of at least five different transistors for each condition. All TFTs have W/L of 10 and 
VDS = 1 V. The 500 ºC curve in (a) is the same as the 21% (Sn)/(Sn+Zn) curve in Figure 3b.  
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Table 1. Electrical properties of ALD ZTO TFTs discussed in this work. The corresponding I-V curves 
are shown in Figure 4 and Figure 5. The ZTO layers were deposited with fSn = 45%.  




















Thermal (150 ºC) As-deposited 9.90  10
-4
 2.2 N/A 7.4 
Thermal (150 ºC) 300 ºC 8.76  10
-2
 0.89 4.6 5.4 
Thermal (150 ºC) 400 ºC 3.54 1.2 1.3 1.1 
Thermal (150 ºC) 500 ºC 5.44 0.57 0.89 0.54 
Hybrid (150 ºC) As-deposited 2.19 0.68 3.1 10 
Hybrid (150 ºC) 500 ºC 15.5 0.29 0.87 0.66 
Thermal (200 ºC) As-deposited 9.56  10
-5
 4.6 N/A 23 
Thermal (200 ºC) 400 ºC 16.1 0.37 1.7 3.1 
Thermal (200 ºC) 500 ºC 17.5 0.30 1.1 1.8 
Hybrid (200 ºC) As-deposited  13.8 0.43 3.4 4.6 
Hybrid (200 ºC) 300 ºC 18.8 0.31 1.4 2.3 
Hybrid (200 ºC) 400 ºC 22.1 0.29 0.95 1.1 
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Figure 5. a,b) Transfer curves of ALD ZTO TFTs made with 21% tin composition films deposited at 
200 ºC and with various post-deposition anneal temperatures. Forward I-V curves are indicated by 
solid lines and reverse curves are indicated by dashed lines. c,d) Effective mobility extracted from 
the forward I-V curves. TFTs shown in a,c) were made using the thermal ALD ZTO process while 
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as-deposited (top row), 500 ºC annealed (bottom row), deposited at 200 ºC using thermal ALD (left) 
and hybrid ALD (right). b) O 1s XPS analysis after 750 s of argon sputtering of the same thermal ALD 
films as-deposited (blue circles) and after 500 ºC anneal (red squares) in (a). The solid line indicates 
the fit using the atomic percentages of metal-oxygen bonds (black), M-O, oxygen vacancies (pink), 
VO, and metal-hydroxide bonds (green), M-OH, listed in Table S3. The XPS curves shown in b) were 




Figure 7. Transfer curves of TFTs made with ALD ZTO films deposited using the thermal process and 
annealed at 500 ºC. All films have 21% tin composition. a) TFT I-V behavior for films deposited at 
150 ºC with two different gate insulators: 100-nm thermal SiO2 or 30-nm ALD Al2O3. Note, the SiO2 
data is the same as that shown for the 500 ºC anneal in Figure 4a and the VGS range for the Al2O3 film 
was reduced to prevent dielectric breakdown. b) TFT I-V behavior for films deposited at 200 ºC with 
different ZTO layer thicknesses. Note, the trace labelled 9 nm is the same as that shown in Figure 5a. 
For (a) and (b), Forward I-V curves are indicated by solid lines and reverse curves are indicated by 
dashed lines. c,d) Effective mobility extracted from the forward I-V curves shown in parts (a) and (b).  
 




Three atomic layer deposition (ALD) processes are investigated for the deposition of zinc-tin-oxide 
(ZTO) as the active layer in thin-film transistors (TFTs). With a low density of oxygen vacancies, as-
deposited films exhibit semiconducting, enhancement-mode behavior. Post-depostion anneals result 
in increased film density and a record high electron mobility for ALD ZTO TFTs using process 
temperatures within the back-end-of-line thermal budget.  
 
 
 
 
 
